## VGP393C - Week 9.1

$\downarrow$ Agenda:

- Quiz \#3
- Assignment \#3 due
- SIMD
- Overview
- Data types
- SSE instructions
- Compiler intrinsics
- Start assignment \#4


## Vector Computers of the Past

> Data would "stream" through special vector registers in a pipelined fashion

| MOVE | VL, \#64 | ; Set vector length |
| :--- | :--- | :--- |
| VLOAD | VR0, A | ; Load first array |
| VLOAD | VR1, B | ; Load second array |
| VADD | VR2, VR1, VR0 | i Add all 64 elements |
| VSTORE | C, VR2 | i Store result |

## Vector Computers of the Past

$\downarrow$ Data would "stream" through special vector registers in a pipelined fashion

| MOVE | VL, \#64 | ; Set vector length |
| :--- | :--- | :--- |
| VLOAD | VR0, A | ; Load first array |
| VLOAD | VR1, B | ; Load second array |
| VADD | VR2, VR1, VR0 |  |
| VSTORE | C, VR2 | i Add all 64 elements |

## Vector Computers of the Past

b Vectorizing large sequential programs by hand is difficult and tedious

- Compilers were created to do most of the work
- Very effective for languages like FORTRAN


## Vector Computers of the Past

b Vector architectures are difficult to combine with other modern techniques

- Difficult to create vectored, out-of-order processors that fit in a desktop...or a cell phone


Remember the Cray-1?

## Modern SIMD

¢ Compromise: add short, fixed-size vectors to existing architectures

## Modern SIMD

b Explosion of interest in the mid- to late-90's:

- UltraSPARC Visual Instruction Set (shipped 1995)
- PA-RISC Multimedia Acceleration eXtensions (shipped 1995)
- Pentium MultiMedia eXtensions (shipped 1997)
- MIPS Digital Media eXtension (announced 1996)
- Alpha Motion Video Instructions (shipped 1997)
- PowerPC AltiVec (shipped 1998)
- K6 3Dnow! (shipped 1998)
- Pentium III SSE (shipped 1999)


## Modern SIMD

© Explosion of interest in the mid- to late-90's: - UltraSPARC Visual Instruction Set (shipped 1995)

- PA-RISC Multimedia Acceleration eXtensions (shipped 1995)
- Pentium MultiMedia eXtensions (shipped 1997)
- MIPS Digital Mefia eXtension (announced 1996)
- Alpha Motion Videf Instructions (shipped 1997)
- PowerPC Altivec (shiPromised to revolutionize 3D graphics on the PC... what happened?
- Pentium III SSE (shipped 1999)


10-September-2008
© Copyright Ian D. Romanick 2008

## Modern SIMD

© Explosion of interest in the mid- to late-90's:

- UltraSPARC Visual Instruction Set (shipped 1995)
- PA-RISC Multimedia Acceleration eXtensions (shipped 1995)
- Pentium MultiMedia eXtensions (shipped 1997)
- MIPS Digital Meflia eXtension (announced 1996)
- Alpha Motion Videf Instructions (shipped 1997)
- PowerPC AltiVec (shi3dfx released the first viable 3D accelerator for - K6 3Dnow! (shipped IPCs
- Pentium III SSE (shipped 1999)


10-September-2008
© Copyright Ian D. Romanick 2008

## SIMD Registers

A All SIMD instruction sets utilize registers partitioned into multiple data items

## SIMD Registers

$\Rightarrow$ All SIMD instruction sets utilize registers partitioned into multiple data items


## SIMD Registers

$\Rightarrow$ All SIMD instruction sets utilize registers partitioned into multiple data items

- Early implementations used 64-bit registers
- Current implementations use 128 -bit registers
- Next-gen implementations will use 256 -bit or 512 -bit registers


## SIMD Registers

¢ Early SIMD instruction sets reused floating-point registers as SIMD registers

- Why?


## SIMD Registers

¢ Early SIMD instruction sets reused floating-point registers as SIMD registers

- Advantages:
- Floating-point registers were already 64-bit while integer registers were typically only 32-bit
- Operating systems already save and restore floating-point registers on context switch, so no OS changes were required
- Re-use transistors already on the chip!
- Re-use floating-point execution units
- Disadvantages:
- Can't mix floating-point and SIMD

Only 2-way SIMD for single precision float
10-September-2008
© Copyright Ian D. Romanick 2008

## Modern SIMD

$\Rightarrow$ Explosion of interest in the mid- to late-90's:

- UltraSPARC Visual Instruction Set (shipped 1995)
- PA-RISC Multimedia Acceleration eXtensions (shipped 1995)
- Pentium MultiMedia eXtensions (shipped 1997)
- MIPS Digital Media eXtension (announced 1996)
- Alpha Motion Video Instructions (shipped 1997)
- PowerPC AltiVec (shipped 1998)
- K6 3Dnow! (shipped 1998)
- Pentium III SSE (shipped 1999) Integer SIMD only!

10-September-2008
© Copyright Ian D. Romanick 2008

## Modern SIMD

© Explosion of interest in the mid- to late-90's: - UltraSPARC Visual Instruction Set (shipped 1995)

- PA-RISC Multimedia Acceleration eXtensions (shipped 1995)
- Pentium MultiMedia eXtensions128-bit, dedicated - MIPS Digital Media eXtension (SIMD registers
- Alpha Motion Video Instructions (shipped 1997)
- PowerPC AltiVec (shipped 1998)
- K6 3Dnow! (shipped 1998)
- Pentium III SSE (shipped 1999)


10-September-2008
© Copyright Ian D. Romanick 2008

## SIMD Data Types

b 128-bit SIMD instruction sets commonly have the following types:

Type<br>signed bytes<br>unsigned bytes signed short unsigned short signed long unsigned long signed long long unsigned long long float double

| Elements | Precision |
| :---: | :---: |
| 16 | 8-bits |
| 16 | 8-bits |
| 8 | 16 -bits |
| 8 | 16 -bits |
| 4 | 32 -bits |
| 4 | 32 -bits |
| 2 | 64 -bits |
| 2 | 64 -bits |
| 4 | 32 -bits |
| 2 | 64 -bits |

## SIMD Operations

$\Rightarrow$ For the purpose of this class, only SSE and its successors will be considered

- Other relevant SIMD architectures are similar


## SIMD Operations

¢ Most SSE instructions use the following format:
<instruction> xmm, xmm/m128
128-bit SSE register
128-bit SSE register or
128-bit memory location

## Data Movement Instructions

## Instruction Suffix

movdqa movdqu
mova
movu
movhl
movlh
movh
movl
mov
lddqu
mov<d/sh/sl>dup

## Description

Move double, 8-byte aligned
Move double, unaligned
Move floating-point aligned
Move floating-point unaligned
Move fp high to low
Move fp low to high
Move high packed fp
Move low packed fp
Move scalar
Load 16-bytes, 8-byte aligned
Move and duplicate

## Data Movement Instructions

¢ Extract a 32-bit value from a vector:
pextrw $\quad$ r32, xmm, imm8
Insert a
32-bit value into a vector: pinsrw xmm, r32, imm8

Selects a 32-bit portion of the 128-bit register

## Data Movement Instructions

$\Rightarrow$ Mask creation from vector:

| pmovmskb | $r 32, ~ x m m$ |
| :--- | :--- |
| movmskps | $r 32, ~ x m m$ |
| movmskpd | $r 32, ~ x m m$ |

- Creates a mask in r32 of non-zero values in xmm
- Mask is 8, 4, or 2 bits depending instruction variety


## Arithmetic Instructions

| Instruction | Suffix |
| :--- | :--- |
| padd | $\mathrm{b}, \mathrm{w}, \mathrm{d}, \mathrm{q}$ |
| psub | $\mathrm{b}, \mathrm{w}, \mathrm{d}, \mathrm{q}$ |
| padds | $\mathrm{b}, \mathrm{w}$ |
| paddus | $\mathrm{b}, \mathrm{w}$ |
| psubs | $\mathrm{b}, \mathrm{w}$ |
| psubus | $\mathrm{b}, \mathrm{w}$ |
| pmins | w |
| pminu | b |
| pmaxs | w |
| pmaxu | b |
|  |  |

## Description

Packed addition
Packed subtraction
Packed signed add w/saturati
Packed unsigned add w/satur
Packed signed sub w/saturati
Packed unsigned sub w/satur
Packed signed minimum
Packed unsigned minimum
Packed signed maximum
Packed unsigned maximum

## Arithmetic Instructions

Instruction Suffix

| Sdd |
| :--- |
| add |

sub

10-September-2008
© Copyright Ian D. Romanick 2008

## Arithmetic Instructions

| Instruction Suffix |  |
| :--- | :--- |
| pavg | b, w |
| pmulh | w |
| pmulhu | w |
| pmull | w |
| psad | bw |
| pmadd | wd |
| addsub | ps, pd |
| hadd | ps, pd |
| hsub | ps, pd |

## Description

Average w/rounding
Signed mult high
Unsigned mult high
Mult low
Unsigned sum of absolute diff
Signed multiply and add
fp add / subtract
fp horizontal add
fp horizontal subtract

## Arithmetic Instructions

¢ Horizontal add and subtract:

| haddpd | xmm0, xmm1 |  |  |
| :---: | :---: | :---: | :---: |
|  | xmm0 | a1 | a2 |
|  | xmm1 | b1 | b2 |
|  | xmm0 | + b 2 | 22 |

¢ Add / subtract:
addsubpd xmm0, xmm1

| $a 1$ | $a 2$ |
| :---: | :---: |
| $b 1$ | $b 2$ |
| $b 1+a 1$ | $b 2-a 2$ |

10-September-2008
© Copyright Ian D. Romanick 2008

## Logical Instructions

## Instruction Suffix

pand
pandn
por
pxor
and
andn
or
xor
ps, pd
ps, pd
ps, pd
ps, pd

## Description

Logical and
Logical and-not
Logical or
Logical exclusive-or
Logical and
Logical and-not
Logical or
Logical exclusive-or

## Comparison Instructions

Instruction Suffix<br>pcmp<cc><br>cmp<cc><br>\section*{Description}<br>Integer compare<br>ss, ps, sd, pd Floating-point compare

$\downarrow$ Integer compare condition code, <cc>, can be equal (eq) or greater-than (gt)
〉 Floating-point compare condition code, <cc>, can be:


## Conversion Instructions

Instruction Suffix<br>packss wb, dw<br>packus wb cvt<s2d> cvtt<s2d>

## Description

Pack signed w/saturate
Pack unsigned w/saturate
Conversion
Conversion w/truncate

## Conversion Instructions

¢ Floating-point / integer conversion modes, <s2d>, can be one of:

- dq2pd - Two signed longs to double-precision FP
- pd2dq - Two double-precision FP to signed long
- dq2ps - Four signed long to single-precision FP
- ps2dq - Four single-precision FP to signed long


## Conversion Instructions

$>$ Single-precision / double-precision conversion modes, <s2d>, can be one of:

- pd2ps - Two double-precision FP to single-precision
- ps2pd - Two single-precision FP to double-precision
- sd2ss - One double-precision FP to single-precision
- ss2sd - One single-precision FP to double-precision


## Shift Instructions

Instruction Suffix<br>Description<br>psll<br>psra<br>psrl<br>w, d, q, dq Shift left logical<br>$\mathrm{w}, \mathrm{d}$ Shift right arithmetic<br>w, d, q, dq Shift right logical

) Shift instructions take the form:
<instruction> xmm, imm8

## Shuffle Instructions

Instruction Suffix<br>pshuf<br>pshufh<br>pshufl<br>shuf<br>w, d<br>w, d<br>w<br>ps, pd

## Description

Shuffle
Shuffle high
Shuffle low
Shuffle

## Shuffle Instructions

¢ Shuffle instructions take the form:

## <instruction> xmm, xmm/m128, imm8

- The imm8 value is a list of 2-bit values that select which source fields go to destination fields
- Bits 0 and 1 of imm8 for pshufhw select which 16-bit values from the high 64-bits of the source go to each field of the destination
pshufhw xmm0, xmm1, 00011011 b

| xmm0 | a7 |
| :---: | :---: |
|  | b7 b6 b5 b4 b3 b2 b1 b0 |
| imm8 | $0 \quad 11011$ |
| xmmo | b4 b5 b6 b7 a3 a2 a1 |

## Unpack Instructions

## Instruction Suffix

punpckh punpckl unpckh unpckl
bw, wd, dq, qdq Unpack high bw, wd, dq, qdq Unpack low ps, pd ps, pd

## Description

 Unpack high Unpack low¢ Unpack instructions pull values from two inputs and store either the high or low alternating halves in the destination
punpckhwd xmm0, xmm1

| xmm0 | a7 a6 a5 a4 a3 a2 a1 a0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| xmm1 | b7 b6 b5 b4 b3 b2 b1 b0 |
| xmm0 | b7 a7 b6 a6 b5 a5 b4 a4 |

## Break

10-September-2008
© Copyright Ian D. Romanick 2008

## Compiler Intrinsics

¢ Special types added for vectors:

- __mm128 - Four single-precision FP values
- __mm128i - Four 32-bit integer values
- __mm128d - Two double-precision FP values

10-September-2008
© Copyright Ian D. Romanick 2008

## Compiler Intrinsics

$\Rightarrow$ Most instructions have built-in functions of the form:
__mm_<instruction>_<suffix>(...)

- addps is:
_m128 _mm_add_ps (__m128 a, __m128 b);
- As usual, MSDN has the full details


## References

Corrina G. Lee. " Short Vector Extensions in Commercial Microprocessors." 21
Nov 1998. Accessed 9 Sept 2008
http://www.eecg.toronto.edu/~corinna/vector/svx/.
Alex Fr. "Introduction to SSE Programming." 10 July 2008. Access 10 Sept 2008 http://www.codeproject.com/KB/recipes/sseintro.aspx.

## Vectorizing Code

$\Rightarrow$ Initial temptation is to use SIMD registers like GLSL vec4

- This is often called array-of-structures (AoS) organization


## Vectorizing Code

AoS suffers from a number of problems on most SIMD architectures

- Swizzle / shuffle operations can be expensive
- Intra-register operations may be lacking
- Dot-product instruction was only added in SSE4.1...first available in 2007 on the Penryn / Yorkdale cores (Intel) and Barcelona core (AMD)


## Vectorizing Code

> Data would "stream" through special vector registers in a pipelined fashion


## Vectorizing Code

> Data would "stream" through special vector registers in a pipelined fashion

| MOVE | ECX, \#64 / 4; Set vector length |  |  |
| :--- | :--- | :--- | :--- |
| L: |  |  |  |
| MOVPS | XMM0, A | ; Load first array |  |
| ADDPS | XMM0, B | ; Add second array |  |
| MOVPS | C, XMM0 | ; Store result |  |
| ADD | A, \#16 | ; Increment pointers |  |
| ADD | B, \#16 |  |  |
| ADD | C, \#16 |  |  |
| DEC | ECX |  |  |
| JNZ | L |  |  |

## Vectorizing Code

$\Rightarrow$ Instead of acting like the SIMD is a vec 4 , think of it as four grouped scalars

- Think of the data in transpose

```
xmm0 x0 y0 z0 wo
xmm1 x1 y1 z1 w1
xmm2 x2 y2 z2 w2
xmm3 x3 y3 z3 w3
```


## Vectorizing Code

$\Rightarrow$ Instead of acting like the SIMD is a vec 4 , think of it as four grouped scalars

- Think of the data in transpose

| xmm0 x0 y0 z0 w0 |  | xmm0 x0 x1 x2 x3 |
| :---: | :---: | :---: |
| xmm1 x1 y1 z1 w1 | Becomes | xmm1 y0 y1 y2 y3 |
| xmm2 x2 y2 z2 w2 |  | xmm2 z0 z1 z2 z3 |
| xmm3 x3 y3 z3 w3 |  | xmm3 w0 w1 w2 w3 |

## Vectorizing Code

$\Rightarrow$ Transposed data like this is often called structure-of-arrays (SoA)

- This works best when the source data is stored in this format

```
struct {
            float x;
            float y;
            float z;
            float w;
} foo[256];
```


## Vectorizing Code

b Transposed data like this is often called structure-of-arrays (SoA)

- This works best when the source data is stored in this format

| struct \{ |  | struct \{ |
| :---: | :---: | :---: |
| float x; | Becomes | float x[256]; |
| float y; |  | float y[256]; |
| float z; |  | float z[256]; |
| float w; |  | float w[256]; |
| \} foo[256]; |  | \} foo; |

## Data Alignment

$\Rightarrow$ Most SSE instructions require that data by 16byte (quad-doubleword) aligned

- Force alignment of data using compiler extensions __declspec(align(16)) float data[384];
- Different compilers and different platforms do this differently
- __m128 and related types have the alignment magic
- Use a special allocator to get properly aligned dynamic allocations


## Next week...

$\Rightarrow$ And by next week I mean Friday 9/12
> Intel Threaded Building Block
》 Review for final
〉 Work on assignment \#4

## Legal Statement

This work represents the view of the authors and does not necessarily represent the view of Intel or the Art Institute of Portland.

OpenGL is a trademark of Silicon Graphics, Inc. in the United States, other countries, or both.

Khronos and OpenGL ES are trademarks of the Khronos Group.
Other company, product, and service names may be trademarks or service marks of others.

